SDLS121 - DECEMBER 1983 - REVISED MARCH 1988

- Package Options Include Plastic and Ceramic DIPs and Ceramic Flat Packages
- Dependable Texas Instruments Quality and Reliability


description

The '76 contains two independent J-K flip-flops with individual J-K, clock, preset, and clear inputs. The '76 is a positive-edge-triggered flip-flop. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS76A contain two independent negativeedge-triggered flip-flops. The J and K inputs must be stable one setup time prior to the highto-low clock transition for predicatble operation. The preset and clear are asynchronous active low inputs. When low they override the clock and data inputs forcing the outputs to the steady state levels as shown in the function table.

The SN5476 and the SN54LS76A are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN7476 and the SN74LS76A are characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

SN5476, SN54LS76A . . . J PACKAGE SN7476 . . . N PACKAGE SN74LS76A . . . D OR N PACKAGE (TOP VIEW)



'76
FUNCTION TABLE


	IN	PUTS			OUT	PUTS
PRE	CLR	CLK	J	K	Q	ā
L	Н	X	Х	Х	Н	L
н	L	X	X	X	L.	н
L	L	X	X	X	нt	НŤ
н	Н	九	L	L	α ₀	$\overline{\alpha}_0$
н	Н	л	Н	L	н	L
н	Н	T	L	Н	L	Н
н	н	J.	Н	н	TOG	GLE

'LS76A FUNCTION TABLE

	IN	PUTS			OUT	PUTS
PRE	CLR	CLK	J	K	Q	ā
L	Н	Х	X	Х	Н	L
Н	L	×	X	X	L	н
L	L	×	Х	X	Н [†]	нt
Н	н	1	L	L	α_0	$\overline{\alpha}_0$
Н	Н	1	Н	L	Н	L
Н	Н	1	L	Н	L	н
н	Н	1	Н	Н	TOG	GLE
н	Н	Н	X	×	α_0	$\overline{\alpha}_0$


[†] This configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

logic diagrams (positive logic)







logic diagrams (positive logic) (continued)




logic symbols†






[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematics of inputs and outputs








76


DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR

SDLS121 – DECEMBER 1983 – REVISED MARCH 1988

schematics of inputs and outputs (continued)







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V
'LS76A		7 V
Operating free-air temperature range:	SN54'	-55°C to 125°C
	SN74'	0°C to 70°C
Storage temperature range	• • • • • • • • • • • • • • • • • • • •	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



recommended operating conditions

				SN5476	3				
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				8.0			0.8	V
Іон	High-level output current				0.4			- 0.4	mA
loL	Low-level output current				16			16	mA
		CLK high	20			20			1
tw	Pulse duration	CLK low	47			47			ns
		PRE or CLR low	25			25			
t _{su}	Input setup time before CLK †		0			0			ns
th	Input hold time-data after CLK↓		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			t		SN5476			SN7476		UNIT
PARAMETER		TEST CONDITIO	י פאוע	MIN	TYP‡	MAX	MIN	TYP‡	MAX	CIVIT
VIK	V _{CC} = MIN,	I _I = — 12 mA				- 1.5			– 1.5	٧
V _{OH}	V _{CC} = MIN, I _{OH} = - 0.4 mA	V _{IH} = 2 V,	V _{1L} = 0.8 V,	2.4	3.4		2.4	3.4		٧
VoL	V _{CC} = MiN, I _{OL} = 16 mA	V _{IH} = 2 V,	V ₁ L = 0.8 V,		0.2	0.4		0.2	0.4	٧
1 ₁	V _{CC} = MAX,	V _I = 5.5 V				1			1	mA
. Jor K		V = 0.4 V				40			40	μА
IIH All other	V _{CC} = MAX,	V _I = 2.4 V				80			80	#^
. Jor K		.,				- 1.6			- 1.6	mA
All other¶	V _{CC} = MAX,	V ₁ = 0.4 V				- 3.2			- 3.2	IIIA
los§	V _{CC} = MAX			- 20		- 57	- 18		- 57	mA
I _{CC} #	V _{CC} = MAX,	See Note 2			10	20		10	20	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: With all outputs open, ICC is measured with the Q and $\overline{\mathbf{Q}}$ outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				15	20		MHz
^t PLH	PRE or CLR	Q or Q			16	25	ns
tPHL.	PREGICEN	2012	$R_L = 400 \Omega$, $C_L = 15 pF$		25	40	ns
tPLH	CLK	Q or Q			16	25	ns
tPHL	CLK	Q or Q			25	40	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] Not more than one output should be shorted at a time.

[¶]Clear is tested with preset high and preset is tested with clear high.

[#]Average per flip-flop.

recommended operating conditions

			S	N54LS7	6A	SI	SN74LS76A		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.75	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	
ЮН	High-level output current				-0.4			0.4	mA
loL	Low-level output current				4			8	mA
fclock	Clock frequency		0		30	0		30_	MHz
	Dulas duration	CLK high	20			20			ns
t _w	Pulse duration	PRE or CLR low	25			25			113
		data high or low	20			20]
t _{su}	Setup time before CLK↓	CLR inactive	20			20			ns
		PRE inactive	25			25			
th	Hold time-data after CLK↓		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				aunt .	S	N54LS7	6A	S	N74LS7	6A	UNIT	
	PARAMETER		TEST CONDITIO	יצאכ	MIN	TYP‡	MAX	MIN	TYP‡	MAX	DIVIT	
VIK		V _{CC} = MIN,	I ₁ = - 18 mA				– 1.5			- 1.5	V	
Vон		V _{CC} = MIN, I _{OH} = - 0.4 mA	V _{IH} = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		٧	
.,		V _{CC} = MIN, I _{OL} = 4 mA	VIL = MAX,	V _{IH} = 2 V,		0.25	0.4		0.25	0.4	\ \ \ \	
VOL		V _{CC} = MIN, I _{OL} = 8 mA	VIL = MAX,	V _{IH} = 2 V,					0.35	0.5		
	J or K						0.1			0.1		
l _E	CLR or PRE	V _{CC} = MAX,	V _I = 7 V				0.3			0.3	mA	
·	CLK	7					0.4			0.4		
	J or K						20			20		
Ιн	CLR or PRE	V _{CC} = MAX,	V ₁ = 2.7 V				60			60	μА	
•••	CLK						80			80		
	J or K						- 0.4			- 0.4	mA	
HL	All other	V _{CC} = MAX,	V _I = 0.4 V				- 0.8			- 0.8	IIIA	
los§	1	V _{CC} = MAX,	See Note 4		- 20	•	- 100	- 20		– 100	mA	
	Total)	V _{CC} = MAX,	See Note 2			4	6		4	6	mA	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				30	45		MHz
tPLH	PRE, CLR or CLK	Q or Q	$R_L = 2 k\Omega$, $C_L = 15 pF$		15	20	ns
tPHL	FRE, CLR OF CLR	Q OI Q			15	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with $V_0 = 2.25$ V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.